A multiobjective optimization method for the SOC Test Time, TAM, and power optimization using a strength pareto evolutionary algorithm

Harmanani, Haidar M.; Farah, Rana; Marrouche, Wissam

A multiobjective optimization method for the SOC Test Time, TAM, and power optimization using a strength pareto evolutionary algorithm

Harmanani, Haidar M.; Farah, Rana; Marrouche, Wissam

URI: http://hdl.handle.net/10725/7632

URL: https://link.springer.com/content/pdf/10.1007%2F978-3-319-54978-1_86.pdf

DOI: http://dx.doi.org/10.1007/978-3-319-54978-1_86

Date: 2018-04-27

Terms of Use: This item is made available under the terms and conditions applicable to " Conference Paper / Proceeding ", as set forth at: http://libraries.lau.edu.lb/research/laur/terms-of-use/articles.php

Abstract:

System-On-Chip (SOCs) test minimization is an important problem that has been receiving considerable attention. The problem is tightly coupled with the number of TAM bits, power, and wrapper design. This paper presents a multiobjective optimization approach for the SOC test scheduling problem. The method uses a Strength Pareto Evolutionary Algorithm that minimizes the overall test application time in addition to power, wrapper design and TAM assignment. We present various experimental results that demonstrate the effectiveness of our method.

Citation:

Marrouche, W., Farah, R., & Harmanani, H. M. (2018). A Multiobjective Optimization Method for the SOC Test Time, TAM, and Power Optimization Using a Strength Pareto Evolutionary Algorithm. In Information Technology-New Generations (pp. 685-695). Springer, Cham.