.

An effective solution to thermal-aware test scheduling on network-on-chip using multiple clock rates

LAUR Repository

Files in this item

This item appears in the following Collection(s)

Search LAUR


Advanced Search

Browse

My Account