.

An interactive approach for trading test time, area, and fault coverage in testable synthesis. (c2006)

LAUR Repository

Show simple item record

dc.contributor.author Touma, Houssam
dc.date.accessioned 2011-05-09T08:43:56Z
dc.date.available 2011-05-09T08:43:56Z
dc.date.copyright 2006 en_US
dc.date.issued 2011-05-09
dc.date.submitted 2006-03-24
dc.identifier.uri http://hdl.handle.net/10725/434
dc.description Bibliography: l. 64-66. en_US
dc.description.abstract Over the past decade circuits' complexity has increased while the transistor count on a single chip increased tremendously. Research on computer-aided design (CAD) tools also progressed as circuit complexity increased. This increase in circuits' complexity led to the appearance of High-Level synthesis. High-Level synthesis can capture system specification at a higher level of abstraction, which will reduce the circuit design complexity. In this Thesis, we develop a High-level synthesis prototype that is flexible and that allows designers to interact with the system through a graphical user interface. This tool can be easily extended and new features can be implemented and plugged in without difficulties. The goal for a High-Level synthesis tool is the generation of a data path from the circuit's behavioral description. This thesis presents a method for interactive test synthesis for RTL designs. The method provides a mechanism to redesign RTL data path into testable ones while performing the allocation of functional units, registers, and interconnects. Our tool implements the main functions in a high-level synthesis and it proposes techniques for the allocation task that uses an iterative improvement optimization method that minimizes the area and power consumption. The system has been implemented using Java and favorable results are reported. en_US
dc.language.iso en en_US
dc.subject Production scheduling en_US
dc.subject Time management en_US
dc.subject Space and time en_US
dc.title An interactive approach for trading test time, area, and fault coverage in testable synthesis. (c2006) en_US
dc.type Thesis en_US
dc.term.submitted Spring en_US
dc.author.school Arts and Sciences en_US
dc.author.idnumber 199731050 en_US
dc.author.commembers Dr. Danielle Azar en_US
dc.author.commembers Mr. Munjid Musallem en_US
dc.author.woa OA en_US
dc.author.department MS in Computer Science en_US
dc.description.physdesc 1 bound copy: viii, 66 leaves; ill.; 30 cm. available at RNL. en_US
dc.author.division Computer Science en_US
dc.author.advisor Dr. Haidar M. Harmanani en_US
dc.identifier.doi https://doi.org/10.26756/th.2006.13


Files in this item

This item appears in the following Collection(s)

Show simple item record

Search LAUR


Advanced Search

Browse

My Account