High-level synthesis (HLS) scheduling, an NP-hard problem, is a process that auto-mates VLSI design and is a very important step in silicon compilation. HLS takes as input a behavioral description of a system with a set ...