Harmanani, H.; Hajar, A.
(IEEE, 2017-03-28)
This paper presents a new and an efficient method for concurrent BIST synthesis and test scheduling. This method maximizes concurrent testing of modules while performing the allocation of functional units, test registers, ...