A novel approach to reduce spurious switching activity in high-level synthesis. (c2009)

LAUR Repository

Show simple item record

dc.contributor.author Aaraj (El), Elie
dc.date.accessioned 2010-09-24T06:08:59Z
dc.date.available 2010-09-24T06:08:59Z
dc.date.copyright 2009 en_US
dc.date.issued 2010-09-24
dc.date.submitted 2009-01-05
dc.identifier.uri http://hdl.handle.net/10725/107
dc.description Includes bibliographical references (l. 103-105). en_US
dc.description.abstract Optimizing area and timing have long been considered to be the main design challenges in high-level synthesis. A lot of research has been conducted in this area and many techniques to improve performance have been suggested. However, as design applications become more power sensitive, and with the emergence of portable devices that operate under stringent power constraints, power consumption surfaced as a major issue to consider in the design and optimization processes. This work studies the effects of binding and scheduling on power consumption in high-level synthesis by analyzing unnecessary switching. The major contribution of this work is to reduce the spurious switching activities in a circuit. For this purpose, all spurious and non-spurious switching inputs in a circuit were identified and many techniques were studied to find the optimal register bindings without inducing any increase in the number of storage elements. Power reduction was attained through altering register bindings using a cool-down simulated annealing approach. In order to test these techniques, a high-level synthesis environment, "Eridanus", was developed and several benchmarks consisting of various complexities have been tested. Using the approach suggested in this work, spurious switching activity was reduced by 40% on average. en_US
dc.language.iso en en_US
dc.subject Switching theory en_US
dc.subject Electric circuit analysis en_US
dc.subject Power electronics en_US
dc.title A novel approach to reduce spurious switching activity in high-level synthesis. (c2009) en_US
dc.type Thesis en_US
dc.term.submitted Fall en_US
dc.author.school Engineering en_US
dc.author.idnumber 200104573 en_US
dc.author.commembers Zahi Nakad en_US
dc.author.commembers Wissam Fawaz en_US
dc.author.advisorpre Dr. Iyad Ouaiss en_US
dc.author.woa OA en_US
dc.author.department MSE in Computer Engineering en_US
dc.description.physdesc 1 CD (4 3/4 in.); xiv, 115 leaves: ill. + 1 hard copy available at Byblos Library. en_US
dc.author.division Computer Engineering en_US
dc.identifier.doi https://doi.org/10.26756/th.2009.3 en_US

Files in this item

This item appears in the following Collection(s)

Show simple item record

Search LAUR

Advanced Search


My Account