.
Search
LAUR Repository
Login
|
Help
LAUR Home
→
Search
JavaScript is disabled for your browser. Some features of this site may not work without it.
Search
Search:
All of LAUR
Adnan Kassar School of Business
Alice Ramez Chagoury School of Nursing
Gilbert and Rose-Marie Chagoury School of Medicine
LAU Activities and Events
LAU Centers and Institutes
Lebanese Community Events
School of Architecture and Design
School of Arts and Sciences
School of Engineering
School of Pharmacy
Special Collections
University Archives
الانتخابات النيابية اللبنانية 2018
Filters
Use filters to refine the search results.
Current Filters:
Title
Author
Subject
Date issued
Contains
Equals
ID
Not Contains
Not Equals
Not ID
Title
Author
Subject
Date issued
Contains
Equals
ID
Not Contains
Not Equals
Not ID
Title
Author
Subject
Date issued
Contains
Equals
ID
Not Contains
Not Equals
Not ID
New Filters:
Title
Author
Subject
Date issued
Contains
Equals
ID
Not Contains
Not Equals
Not ID
Showing 10 out of a total of 23 results.
(0.005 seconds)
Now showing items 1-10 of 23
1
2
3
Next Page
Sort Options:
Relevance
Title Asc
Title Desc
Issue Date Asc
Issue Date Desc
Results Per Page:
5
10
20
40
60
80
100
Option pricing during post-crash relaxation times
Dibeh, Ghassan
;
Harmanani, Haidar M.
(
2017-05-23
)
An Ant Colony Optimization approach for test pattern generation
Harmanani, Haidar M.
(
IEEE
,
2017-03-29
)
Test bus assignment, sizing, and partitioning for system-on-chip
Harmanani, Haidar M.
;
Sawan, Rachel
(
2017-08-10
)
Test time minimization for system-on-chip with test bus assignment and sizin
Harmanani, Haidar M.
;
Sawan, Rachel
(
IEEE
,
2017-03-29
)
A Rule-Based Extensible Stemmer for Information Retrieval with Application to Arabic
Harmanani, Haidar M.
;
Keirouz, Walid T.
;
Raheel, Saeed
(
2017-04-26
)
On Power-Constrained System-on-chip Test Scheduling Using Precedence Relationships
Harmanani, Haidar M.
;
Salamy, Hassan A.
(
IEEE
,
2017-03-29
)
Power-constrained system-on-a-chip test scheduling using a genetic algorithm
Harmanani, Haidar M.
;
Salamy, Hassan A.
(
2017-04-07
)
An approach for redesign for testability at the register-transfer level
Harmanani, Haidar M.
;
Harfoush, Salam
(
2017-02-08
)
A Simulated Annealing Algorithm for System-on-Chip Test Scheduling with, Power and Precedence Constraints
Harmanani, Haidar M.
;
Salamy, Hassan A.
(
2017-10-12
)
An outcome-based assessment process for accrediting computing programmes
Harmanani, Haidar M.
(
2017-02-08
)
Now showing items 1-10 of 23
1
2
3
Next Page
Sort Options:
Relevance
Title Asc
Title Desc
Issue Date Asc
Issue Date Desc
Results Per Page:
5
10
20
40
60
80
100
Browse
All of LAUR
Communities & Collections
By Issue Date
Authors
Titles
Subjects
My Account
Login
Discover
Author
Harmanani, Haidar M. (23)
Anabtawi, Nijad (3)
Farah, Rana (3)
Ferzli, Rony (3)
Salamy, Hassan A. (3)
Sawan, Rachel (3)
Salamy, Hassan (2)
Azar, Danielle (1)
Bou Ghosn, Steve (1)
Dibeh, Ghassan (1)
... View More
Date Issued
2017 (23)