.
Search
LAUR Repository
Login
|
Help
LAUR Home
→
Search
JavaScript is disabled for your browser. Some features of this site may not work without it.
Search
Search:
All of LAUR
Adnan Kassar School of Business
Alice Ramez Chagoury School of Nursing
Gilbert and Rose-Marie Chagoury School of Medicine
LAU Activities and Events
LAU Centers and Institutes
Lebanese Community Events
School of Architecture and Design
School of Arts and Sciences
School of Engineering
School of Pharmacy
Special Collections
University Archives
الانتخابات النيابية اللبنانية 2018
Filters
Use filters to refine the search results.
Current Filters:
Title
Author
Subject
Date issued
Contains
Equals
ID
Not Contains
Not Equals
Not ID
Title
Author
Subject
Date issued
Contains
Equals
ID
Not Contains
Not Equals
Not ID
Title
Author
Subject
Date issued
Contains
Equals
ID
Not Contains
Not Equals
Not ID
New Filters:
Title
Author
Subject
Date issued
Contains
Equals
ID
Not Contains
Not Equals
Not ID
Showing 10 out of a total of 23 results.
(0.006 seconds)
Now showing items 11-20 of 23
Previous Page
1
2
3
Next Page
Sort Options:
Relevance
Title Asc
Title Desc
Issue Date Asc
Issue Date Desc
Results Per Page:
5
10
20
40
60
80
100
Thermal-aware test scheduling using network-on-chip under multiple clock rates
Harmanani, Haidar M.
;
Salamy, Hassan
(
2017-07-27
)
A simulated annealing algorithm for the capacitated vehicle routing problem
Azar, Danielle
;
Harmanani, Haidar M.
;
Helal, Nathalies Georges
;
Keirouz, Walid
(
2017-03-15
)
A neural networks algorithm for data path synthesis
Harmanani, Haidar M.
(
2017-10-12
)
An all-digital fast tracking switching converter with a programmable order loop controller for envelope tracking RF power amplifiers
Harmanani, Haidar M.
;
Ferzli, Rony
;
Anabtawi, Nijad
(
IEEE
,
2017-03-28
)
Efficient shaped quantizer dithering implementation for sigma delta modulators
Harmanani, Haidar M.
;
Ferzli, Rony
;
Anabtawi, Nijad
(
IEEE
,
2017-03-28
)
A method for optimizing test bus assignment and sizing for system-on-a-chip
Harmanani, Haidar M.
;
Sawan, Rachel
(
IEEE
,
2017-03-29
)
An optimal formulation for test scheduling network-on-chip using multiple clock rates
Harmanani, Haidar M.
;
Salamy, Hassan
(
IEEE
,
2017-03-28
)
Estimating test cost during data path and controller synthesis with low power overhead
Harmanani, Haidar M.
;
Kodeih, Maya
(
IEEE
,
2017-03-29
)
Integrated test scheduling, wrapper design, and TAM assignment for hierarchical SOC
Harmanani, Haidar M.
;
Farah, Rana
(
IEEE
,
2017-03-29
)
A Parallel Genetic Algorithm for the Open-Shop Scheduling Problem Using Deterministic and Random Moves
Harmanani, Haidar M.
;
Bou Ghosn, Steve
;
Drouby, Fouad
(
2017-02-21
)
Now showing items 11-20 of 23
Previous Page
1
2
3
Next Page
Sort Options:
Relevance
Title Asc
Title Desc
Issue Date Asc
Issue Date Desc
Results Per Page:
5
10
20
40
60
80
100
Browse
All of LAUR
Communities & Collections
By Issue Date
Authors
Titles
Subjects
My Account
Login
Discover
Author
Harmanani, Haidar M. (23)
Anabtawi, Nijad (3)
Farah, Rana (3)
Ferzli, Rony (3)
Salamy, Hassan A. (3)
Sawan, Rachel (3)
Salamy, Hassan (2)
Azar, Danielle (1)
Bou Ghosn, Steve (1)
Dibeh, Ghassan (1)
... View More
Date Issued
2017 (23)