Harmanani, H.; Saliba, R.; Khoury, M.
(IEEE, 2017-03-30)
A high level synthesis for testability method is presented with the objective to generate testable resistor transistor logic designs from behavioral descriptions. The approach is formulated as an allocation problem and ...