LAUR Home
→
Browsing by Author

Browsing by Author "Salamy, Hassan A."

Now showing items 1-3 of 3

On Power-Constrained System-on-chip Test Scheduling Using Precedence Relationships

Harmanani, Haidar M.; Salamy, Hassan A. (IEEE, 2017-03-29)

This paper presents an efficient method to determine minimum SOC test schedules based on simulated annealing. The problem is solved using a partitioned testing scheme with run to completion that minimizes the number of ...
Power-constrained system-on-a-chip test scheduling using a genetic algorithm

Harmanani, Haidar M.; Salamy, Hassan A. (2017-04-07)

This paper presents an efficient approach for the test scheduling problem of core-based systems based on a genetic algorithm. The method minimizes the overall test application time of a system-on-a-chip through efficient ...
A Simulated Annealing Algorithm for System-on-Chip Test Scheduling with, Power and Precedence Constraints

Harmanani, Haidar M.; Salamy, Hassan A. (2017-10-12)

This paper presents an efficient method to determine minimum system-on-chip (SOC) test schedules with precedence and power constraints based on simulated annealing. The problem is solved using a partitioned testing scheme ...

Now showing items 1-3 of 3

Search LAUR

Advanced Search

Browse

All of LAUR

My Account

Login