This paper presents an evolutionary approach to solve the data path allocation problem in high-level synthesis. From a behavioral description and a set of constraints, the method generates a VHDL RTL data path and a ...