Login | Help
Users of this system, can login to view this document.
Login
Enter the following information to request a copy of the document from the responsible person.
A method for optimizing test bus assignment and sizing for system-on-a-chip